

pin patterns being representative of a region in the semiconductor device containing both a respective lower via and a respective upper via, and the postliminary pin patterns are different from each other in terms of their size.

* * * * *